Sheet 1 of 12 The invention generally relates to integrated circuits (ICS) and in particular to ICS incorporating dynamic or domino logic circuits. 2. Description of Related Art A Static CMOS gate is a fully complementary logic gate (with P and N devices configured to implement a desired logic function). A dynamic CMOS gate consists of an N-device logic Structure having an output node precharged to V, with a single clocked PMOS device and being conditionally discharged (evaluated) by a set of n-devices connected to Vss. The clocked PMOS device has a gate connected to an input clock signal. When the clock input is active, the output node is "precharged" through the PMOS device to V. When the clock input is inactive, the output node is condi tionally discharged (evaluated) through the N-devices to Vss. The set of N-devices implement the logic function.
Dynamic or domino logic units are referred to as being "dynamic' because operation of the unit is controlled dynamically by the input clock signal. The logic units are typically arranged in a plurality of Stages, each having logic cells Such as NAND gates, NOR gates, etc., with each Stage Separated by an inverting Stage. With this arrangement, input Signals applied to the first Stage while the clock signal is active trigger operation of the remaining Stages in Sequence yielding a domino-like Signal propagation effect within the logic unit-hence, the alternative name "domino' circuit.
One of the requirements for correct operation is that during the evaluate phase, the inputs to the N-device can only change from a non-active to an active State. Otherwise, the output could be corrupted, and there is no set of PMOS devices to pull it back up. This is done by providing inverting Stages which are typically provided between each logic Stage to facilitate proper precharging and evaluating of the individual logic units active during the precharge phase. is referred to as an "clocked' domino gate because the input clock Signal is connected to an N-device in Series with N-devices of the domino logic cell. The N-devices connected to clock prevents a power path between V and Vss during the precharge phase.
FIG. 1b illustrates a clocked domino NOR gate cell 50 and a Subsequent Sustainer Stage 52.
In use, dynamic or domino logic units operate in two phases-a precharged phase and an evaluate phase. During the precharged phase, logic cells of the domino circuit are precharged. During the evaluate phase, input signals are applied to the inputs of each of the logic cells and the clock Signals is activated. Depending upon the inputs, Some of the logic cells of the domino circuit may need to discharge to pull the output line of the logic cell from high to low, thereby Sinking current from the power Supply. Other logic cells, however, within the domino circuit may not need to dis charge and therefore will not sink Significant current. Consider, for example, an AND circuit configured using domino circuitry. If the AND gate is precharged to provide a default output logic value of 1, and the input values are (O 0), (0,1) or (10), the AND gate will need to discharge the output line to pull the output line from logic 1 down to logic 0, thereby drawing Significant power. If, however, the input values are (11), then the output line need not be discharged and it will retain its precharge value and no significant amount of power is drawn by the AND gate. Similar principles apply to other logic cells Such as OR gates, NOR gates and NAND gates.
Thus, the actual power drawn within a domino circuit during each evaluation phase depends upon the input signals received during the evaluation phase. In designing domino circuits, it is generally assumed that individual binary value input Signals will be distributed more or less at random over a period of time. Moreover, for a complex domino circuit incorporating numerous logic cells, it is generally assumed that about half of the cells will need to be discharged during each evaluation phase. Accordingly, the average power requirements for a complex domino circuit are typically determined by assuming that half of the logic cells of the circuit will need to discharge during each evaluation phase.
A dominologic unit has the advantage over conventional static CMOS logic units in that less overall circuit space is required than a Static CMOS circuit because only a single PMOS device is required within each logic cell containing a set of NMOS devices. This represents a significant savings in circuit space over static CMOS circuits which require a PMOS device for each NMOS device. Domino CMOS circuits are also often Significantly faster in operation than static CMOS circuits. A Significant disadvantage, however, of domino logic circuits over static CMOS logic circuits is that considerably more power is consumed by the domino device, despite the presence of the clocked PMOS transistors. A static CMOS circuit Switches at most only once a cycle. Also, within a Static CMOS logic circuit (having a path between V and Vss), power is only drawn by each logic cell (requiring a logic transition) only during the time it takes for the com plimentary PMOS and NMOS devices of the cell to switch States which is typically very quick. A domino circuit consumes more power because it can Switch twice every cycle, once during precharge and once during evaluate. Also, a domino circuit has a path between V and Vss for the period where the clock overlaps with the inputs resulting throughout power spent in that period.
Largely because of the generally higher power require ments of the domino circuit over a CMOS circuit, domino circuits are not widely employed within State of the art integrated circuits. Accordingly, it would be desirable to provide an improved method for implementing domino circuits which reduces the amount of power required by the domino circuit thereby yielding a domino circuit providing a more practical alternative to a CMOS circuit.
SUMMARY OF THE INVENTION
An adder circuit to add a pair of binary numbers is described. The adder circuit includes an analyzer to deter mine a number of pairs of ZeroS and a number of pairs of ones to be added within the pair of binary numbers. The 
DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS OF THE INVENTION
In accordance with one aspect of the invention, power reduction within a domino logic circuit is achieved by exploiting the fact that actual power consumption of a domino circuit during an evaluation phase depends upon the relationship between the actual input signal and the pre charged State of the domino circuit. Within practical Systems, input signals are not distributed randomly but are often biased significantly between different States, Such as between a State of all binary ZeroS and a State of all binary ones. The foregoing considerations are exploited by analyZ ing representative input signals to a dominologic circuit to be configured and determining whether the representative input Signals, on the average, are biased from random input Signals. If So, the domino logic circuit is configured to In a domino circuit, no power is used during the evaluate phase, if the inputs are Such that the output stays at its precharge Value.
In one implementation, the foregoing method is applied to a 72-bit dominologic adder circuit. Analysis of representa tive input Signals to a 72-bit adder circuit used for add operations in microprocessors reveals that input signals typically include numerous leading Zeros. In other words, expected input signals to the adder circuit are not distributed randomly but are, instead, heavily biased towards a State wherein all bits are Zeros. Accordingly, individual logic cells of the dominologic adder circuit are configured to achieve a power reduction for processing input Signals comprised of all ZeroS over power consumed processing input signals composed of all ones. This is done by arranging the circuit Such that for an input of all Zeros, the outputs of a majority of the domino gates in the circuit retain their precharge value. For gates which retain their precharge value, no power is used during evaluate phase. AS Such, the domino logic adder circuit is configured to exploit the practical bias of actual input signals. This technique may be exploited in a wide range of other domino logic circuits Such as multipliers, Subtractors, filters and the like. Indeed, advan tages of the invention may possibly be gained in any domino logic circuit receiving non-randomly distributed input Sig nals.
In many cases, within domino logic circuits, it is the number of pairs of Zeros or pairs of ones which affect the power consumption. By a pair of Zeros or a pair of ones, it is meant that corresponding bit values of a pair of multiple bit input values are both Zeros or both ones, respectively. For example, within a 72-bit adder, if A and B are both Zero, then the two bits define a pair of Zeros.
The foregoing technique is referred to herein as a "static' technique because the domino circuit logic unit, once configured, receives all input Signals without further modi fication or control regardless of whether the input signals have numerous pairs of Zeros or numerous pairs of ones. Therefore, actual power reduction, if any, during a particular logic operation depends upon the actual input signals. For example, the aforementioned adder may, from time to time, receive input Signals comprised primarily of pairs of ones, requiring discharging of a large number of logic gates, resulting in Significant power consumption. However, on the average, most input Signals received by the adder will be comprised primarily of pairs of ZeroS Such that relatively few of the individual logic gates of the adder will need to be discharged resulting in Significant power reduction. Overall power reduction, if any, is only achieved when power consumption is averaged over numerous operations based upon numerous input signals.
In accordance with another aspect of the invention, "dynamic power reduction is achieved within the domino logic circuit by analyzing individual input Signals as received by the logic unit then controlling the logic unit to operate in a State which reduces power consumption in accordance with the Specific received input Signals. This power reduction technique is referred to herein as a dynamic technique because operation of the domino circuit logic unit is controlled dynamically based upon actual received input Signals. The actual power reduction for each operation will depend upon the actual input signals received. Principles of the Static technique described may also be exploited in S domino circuit logic units configured in accordance with the dynamic technique.
In one embodiment, dynamic power reduction is achieved by analyzing input signals and configuring a domino logic unit to consume minimal power. An input signal analysis unit analyzes input signals and determines how to configure the domino logic unit to reduce power consumption, for example, by determining whether Selected nodes of the configurable domino logic unit should be precharged or predischarged. In general, the domino logic unit is config ured to ensure that the least number of domino logic cells evaluate. This may be achieved by connecting multiplexers to cells of the domino logic unit and controlling the pre charge or predischarge State of the cells using the multi plexer.
In another embodiment, dynamic power reduction is achieved without requiring a configurable dominologic unit. Rather, input Signals are analyzed to determine whether power consumption within the domino logic unit can be reduced by first modifying the input signals, perhaps by inverting the input signals. The input Signals, whether modi fied or not, are then routed through the dominologic unit. If the input signals were first modified, then the output Signal of the dominologic unit is corrected to yield a final output Signal. If the input signals were not first modified, then no correction of the output signals is required.
In a Specific example, a domino logic adder unit is provided for adding a pair of input Signals, A and B, together along with an input carry value C. The logic unit includes a domino adder circuit configured for minimal power con Hence, the domino circuit logic unit exploits the fact that Sum=A€DB,69C (where n is the bit number and C is a one bit carry) is equivalent to sum=A€DBéDC where sum, A, B, and C are the bitwise complements of Sum, A, B and C.
By inverting input Signals A and B when the Signals are composed primarily of pairs of ones, the domino circuit receives input Signals composed primarily of pairs of ZeroS. AS noted, the domino adder circuit is configured to reduce power consumption for input signals composed primarily of pairs of Zeros. In this regard, the domino adder circuit includes logic cells that are precharged or predischarged, as needed, to collectively minimize power consumption. Pre discharging a cell means that the value of the output is Set to 0, in the non-evaluated (normally called precharge) phase.
With reference to the remaining figures, exemplary embodiments of the invention will now be described. The exemplary embodiments are described primarily with refer ence to block diagrams and flowcharts. AS to the flowcharts, each block within the flowcharts represents both the method Step and an apparatus element for performing the method
Step. Herein, the apparatus element may be referred to as a means for, an element for, or a unit for performing the method step. Depending upon the implementation, the appa ratus element, or portions thereof, may be configured in hardware, Software, firmware or combinations thereof. AS to the block diagrams, it should be appreciated that not all components necessary for a complete implementation of a practical System are illustrated or described in detail. Rather, only those components necessary for a thorough understand ing of the invention are illustrated and described.
A Static method and apparatus for achieving power reduc tion within a domino logic unit will first be described with reference to FIGS. 2-4. Then, a dynamic method and apparatus for achieving power reduction will be described with reference to FIGS. 5-11.
FIG. 2a illustrates power consumption 100 within a domino circuit adder unit as a function of the percentage of ones within a pair of input Signals for an adder circuit having the carry nodes of individual logic cells predischarged to 0, rather than predischarged. It is noted that, Since 0,0, or 1,1 primarily affects the propagation of carry Signals in an adder, we can associate precharge (discharge) with the same carry of FIG. 2b , then most addition operations will occur between input values requiring Significant power consumption.
Although described thus far with reference to an adder, Similar principles may apply for other logic units as well, including multipliers, Subtractors, comparators and the like. Of course, for other logic units, power consumption may not vary as to percentage of the numbers of pairs of Zeros and ones, but may vary in accordance with other parameters. However, for many dominologic units, power consumption will vary in accordance with the relative percentages of pairs of Zeros and ones within input signals. By pairs of ZeroS or ones, it is meant that corresponding bit values of a pair of multiple bit input values are both either Zeros or ones. For example, within a 72-bit adder, if A and B are both Zero, then the two bits define a pair of Zeros. A pair of Zeros will affect what percentage of domino cells implementing the carry will evaluate to 0 (and hence, consume power) because the carry generated on the right (lower bits) of the 0,0 pair will not propagate past the 0.0. If A is Zero but B is one, 7 then the two bits do not define a pair of Zeros. Also, for other types of logic operations, the actual probability distribution of input values may differ from that shown in FIG. 2c. In Some cases, a guassian distribution of input signals may occur. In general, however, within most domino logic cir cuits implemented within most computer Systems, Some correlation may be found between power consumption within the logic circuit and input Signals Such that a bias or variation in the distribution of the input Signals from a random distribution can be exploited to achieve power reduction.
FIG. 3 illustrates a method for achieving a "static' power reduction within the domino circuit exploiting the principles thus far described. Initially, at step 110, representative input Signals are analyzed to determine whether a bias exists within the input signals over purely random input signals. Next, at Step 112, the domino logic unit is configured to exploit any bias within the input signals to achieve an average reduction in power consumption, perhaps by con figuring the logic unit to have most logic cells precharged, rather than predischarged, or Vice versa. More Specifically, the domino logic unit may be configured to consume the least power for processing input Signals having the highest probability of occurrence and to consume the most power of processing input signals having the lowest probability of OCCCCC.
The determination of step 110 is achieved in some cases merely by analyzing the System in which the dominologic unit is to be incorporated. For example, for a 72-bit domino adder unit to be incorporated within a microprocessor, an analysis of the operation of a typical microprocessor reveals that most numbers to be added by an adder will include numerous leading Zeros. In other cases, it may be necessary or desirable to record numerous representative input signals within a practical System to determine whether a bias exists within the input signals and to quantify the bias.
Application of Step 112, wherein the dominologic unit is configured to exploit any biasing input Signals, differs depending upon the type of logic unit being developed. For a domino adder, it may be Sufficient merely to configure the circuit to precharge, rather than predischarge, individual logic cells. For other logic cells, however, it may be neces Sary to precharge Some logic cells, while predischarging others. In still other cases, it may be desirable to modify or rearrange circuit components to achieve power reduction.
FIG. 4 illustrates a domino circuit adder unit 150 config ured with individually precharged logic cells (not separately shown) for adding a pair of input binary numbers A and B received along lines 152 and 154 and generating a Sum (A+B) for output along an output line 156. The logic cells of adder unit 150 are precharged, rather than predischarged, to exploit the presence of Significant numbers of leading Zeros within typical input values A and B which implies that many of the carry bits will be 0, and hence will stay at its predischarge State. There might, however, be Some instances where the inputs have, on an average, a higher percentage of ones than Zeros. A typical case is a Subtractor which is implemented using an adder circuitry.
For this case also, the circuit can be optimized for low power by using the relation Sum=A+B+C is equivalent to sum=A+B+C. By having the adder permanently config What has been described thus far is a static technique for achieving power reduction in a domino circuit wherein representative input Signal are analyzed then the logic circuit is permanently configured to use the least amount of power for input Signals having the highest probability of occurring and for consuming greater power only for input signals leSS likely to be received. In the following, dynamic techniques for power reduction will be described wherein individual input Signals are detected and analyzed then components of the domino logic unit are controlled to achieve "on the fly" power reduction. Likewise, for any input Signals having a percentage of pairs of ones greater than croSS-Over point 204, it is preferable to use the predischarge adder circuit rather than the precharged adder circuit. In the following, dynamic techniques are described which exploit the foregoing observation. In one example, individual input Signals are analyzed then routed through one of two domino logic circuits which are pre charged differently but otherwise perform the same logic operation. As will be described below, in some implementations, Such as for an adder circuit, it is not necessary to use two separate duplicate domino circuits. Rather, it is Sufficient to manipulate the input Signals, perhaps by inverting the Signals, to Simulate the effect of having two Separate domino circuits.
With reference to FIGS. 6 and 7, a dynamic power reduction technique will be described wherein input signals are analyzed and routed through a configurable dominologic unit. With reference to FIGS. 8-11, an alternative dynamic power reduction technique will be described wherein input Signals are analyzed then modified, if necessary, to achieve power reduction within a non-configurable Single domino logic unit.
FIG. 6 illustrates a dynamic method for achieving power reduction by routing input Signals through a configurable dominologic unit. Initially, at Step 300, input signals to be processed by the dominologic unit are received. At Step 302, the received signals are analyzed to determine how to configure the dominologic unit to consume the least power.
Step 302 may be performed by determining whether selected nodes of the domino logic unit are to be precharged or predischarged Such that a least number of domino cells evaluate. Individual multiplexerS may be connected to the cells of the domino logic unit for use in Selectively pre charging or predischarging the logic cells. Then, at Step 304, the input signals are routed through the domino logic unit determined to consume the least power. FIG. 7 illustrates an apparatus configured to perform the method of FIG. 6. More specifically, FIG. 7 illustrates a domino logic unit 400 having an input signal analysis unit 402 and configurable domino logic circuit 404. Input analy sis unit 402 analyses the input signals received along an input line 408 and determines how to configure unit 404 9 (whether the same nodes are precharged or predischarged) Such that it consumes less power.
In an exemplary implementation wherein domino unit 400 performs an add operation, domino circuit 404 may be configured with individual logic cells precharged or predis charged. Input analysis element 402 analyzes the input Signals and configures the circuit Such that least number of domino cells evaluate. For an adder, the above mentioned configuration may be achieved by Simply inverting the inputs and outputs. Principles of the invention illustrated by the apparatus of FIG. 7 may be exploited with other logic units Such as multiplexer, Subtractors, comparators, etc.
Thus, FIGS. 6 and 7 illustrate a dynamic method and apparatus for reducing power consumption by employing a configurable domino logic unit. FIGS. 8-11 illustrate meth ods and apparatus for performing dynamic power reduction without requiring a configurable domino logic unit. Rather, input signals are analyzed and then modified, if necessary, to change the binary State of the input Signals to values which will result in lower power consumption within a domino logic unit. The input signals are routed through the domino logic unit then corrected, if necessary, to yield a final output Signal.
The foregoing "dynamic modification" technique will now be described with reference to the flowchart of FIG. 8 which describes a method for achieving dynamic power reduction within a domino adder configured to consume the least power for binary input values comprised primarily of Zeros. Initially, at
Step 500, input signals to be processed are received. More specifically, input signals A (n-bits) and B (n-bits) and a carry (1 bit) Signal Care received. Input values A and B may be multiple bit values such as 72-bit values. Carry value C is a single bit value. Next, at step 502, input Signals A and B are analyzed to determine whether either the true or complement version of the input Signals, when processed by the domino adder, will cause less power to be consumed. Because the domino adder is configured to consume the least power for input values composed prima rily of Zeros, the true version of the input signals will cause less power to be consumed if the input signals are composed primarily of Zeros. The complement version of the input Signals will cause less power to be consumed if the input Signals are composed of primarily of ones. At Step 504, the method of FIG. 8 branches based upon whether less power will be consumed using the true version or not. If the complement version of the input signals will result in leSS power consumption, then execution proceeds to Step 506 where the input Signals An and B, and the carry Signal C are all inverted to yield the ones compliment thereof. At 508, input signals A, and B, are routed through the domino adder to yield an intermediate Sum. At 512, the resulting value is inverted to yield a final sum which is output at step 514. By inverting the input signals prior to processing by the domino adder for the case where the input Signals are composed primarily of ones, the domino adder will therefore receive input signals composed primarily of Zeros, resulting in relatively low power consumption. If at step 504, it is determined that less power will be consumed by the domino adder using the true version of the input signals, then execution proceeds to Step 516 where uninverted versions of the input Signals A and B are routed through the domino adder to yield an intermediate Sum. By routing the true version of the input signals to the domino adder when the true version contains predominantly Zeros, low power consumption is achieved.
FIG . 9 illustrates an example of an apparatus configured to perform the method of FIG.8. Input values A, a carry bit C are received along lines 602, 604 and 606, respectively. Each of input signals A, B and C are inverted by inverters 608, 610 and 612, respectively. A set of three multiplexers 614, 616 and 618 received inverted and non inverted forms of Signals A, B, and C, respectively.
Signals A and B are also routed to an input Signal analysis unit 620 which analyzes the numbers of pairs of Zeros and ones in the input Signals and determines therefrom whether power Savings may be achieved by using the inverted Signals rather than the uninverted Signals. If power Savings can be achieved using the inverted Signals, multiplexerS 614, 616 and 618 are controlled to output inverted signals. The multiplexers are controlled to output the uninverted Signals is equivalent to (2) ASSume that adder 622 is configured using equation (1), and the domino cells are arranged Such that all the carry nodes inside the adder are predischarged to 0. If the input has a large percentage of (0,0) pairs then carry propagation will stop at those bits where there is a (0,0). Hence, in addition to bits which have a (0,0), many other bits will have their carry stay at the predischarged value of (0,0). Hence, less power is consumed.
If the adder is Switched to configuration (2), then (1,1)'s will translate to (0,0)'s at the input of the adder. Hence, less power is spent if there are more (1,1)'s in the circuit.
Hence , FIG. 9 illustrates an adder apparatus wherein principles of the invention have been applied to achieve power reduction by modifying input Signals to a domino logic circuit, then correcting the resulting Signal, as appropriate, to yield a corrected output signal. Principles of the invention may also be exploited within other logic units Such as multipliers, Subtractors, comparators, filters, and the like. For other logic units, simple inversion of input signals may not be Sufficient and a more elaborate modification of the input Signals may be required and a more elaborate correction of output signals may be required. Nevertheless, particularly within complex circuitry, the advantages gained by employing domino circuitry, rather than conventional static CMOS circuitry, may outweigh the need to provide additional circuitry for analyzing the input Signals and for modifying the input Signals or reconfiguring the domino circuit.
In one particular embodiment, adder 622 is configured to perform addition using a carry lookahead circuit arrange ment. This adder is both dynamically configured. It is fixed Such that less power is consumed if there are more (0,0)'s. FIG. 10 shows a circuit for estimating the percentage of (0,0) pairs in the input signals. When the clk is low 5,880,968 11 (precharge), nodes No, N, ... N, will be charged to V (1) and node OUTA will be charged to Vss (0).
When clk goes to high during the evaluate phase, the transistors connected to clk and clkit will be turned off. For illustration, if we assume that Az0>=0 and BC0>=0, then the PMOS transistors connected to these signals will be on, and there will be a path between No and OUTA. Since initially, No=1 and OUTA=0, charge will be transferred from No to OUTA till the voltages are equal.
Hence, if more numbers of Aziz, Bzi>=0.0, then more and more charge will be transferred to OUTA, and the voltage on OUTA will rise.
Inv1 is the inverter which senses the voltage on OUTA. It can be ratioed Such that if 50% or more of Aziz, Bzi>=0.0, then only OUTB goes to V (one). Analysis unit 754 transmits a Selection Signal to multiplexer 766 which selects the corrected signal if the modified signal is employed and Selects the uncorrected Signal otherwise.
In this manner, the advantages of dynamic power reduc tion are achieved while using only a single logic unit.
Thus, FIGS. 8-11 illustrate dynamic power reduction methods employing only a Single domino logic unit.
What has been described are various techniques for achieving power usage reduction within domino logic cir cuits. By exploiting the characteristics of input signals either on an average basis or on a Specific individual Signal basis. Exemplary embodiments have been described herein for the purposes of illustrating and explaining principles of the invention. However, the principles of the invention may be exploited in a wide range of broader embodiments. Accordingly, the illustrative embodiments described herein should not be construed as limiting the Scope of the inven tion.
I claim:
1. An adder circuit comprising: a domino adder circuit for adding a pair of binary numbers, Said domino adder circuit including a plural ity of logic cells and domino nodes to provide a reduced power consumption for addition of a first pair of binary numbers both having all logic values in a first State, compared to the power consumption for the addition of a controller to Selectively precharge or predischarge the plurality of logic cells of the domino adder circuit to an initial State based on the control Signal to achieve power consumption. 2. The domino adder of claim 1, wherein the analyzer comprises a Statistical analyzer to collect a plurality of outputs for a plurality of inputs and determine Statistically likely input signals.
3. The domino adder of claim 1, wherein said logic cells are configured dynamically.
4. The domino adder of claim 3, wherein said logic cells configured for each Set of input signals.
5. The domino adder of claim 4, wherein to the analyzer is designed to determine whether logic circuits are to be reconfigured, based on the input Signals.
6. An adder for adding binary numbers, the adder com prising: a domino adder circuit; and an input Signal analysis unit to determine a relative number of logic values in a first State and in a Second state within the binary numbers and to select the binary numbers or a logical complement of the binary num bers to be added by the domino circuit. 7. The domino adder of claim 6, further comprising: an inverter for inverting an output of the domino adder circuit if the inverse of the binary numbers was added by the domino adder circuit. 8. The domino adder of claim 6, further comprising: a first multiplexer having as an input a first binary number and the logical complement of the first binary number; and a Second multiplexer having as an input a Second binary number and the logical complement of the first binary number;
wherein the input signal analysis unit is to Select the binary numbers and the logical complements of the binary number in the multiplexerS. 9. The domino adder of claim 8, further comprising: an output multiplexer having as inputs an output Signal of the domino circuit and a logical complement of the output signal of the domino circuit, wherein the input signal analysis unit is further to Select the output Signal or the logical complement of the output signal. 10. The domino adder of claim 6, wherein the input signal analysis unit comprises: circuitry to determine a ratio of pairs of Zeroes to pairs of ones in the binary numbers, and Selector circuitry to Select the inverted input signals or the input Signals based on the ratio. 11. The domino adder of claim 10, wherein the circuitry to determine the ratio of pairs of Zeroes to pairs of ones comprises: a transistor pair comprising: first transistor and a Second transistor coupled in Series between Voltage and ground, the first transistor hav ing a first bit of a first binary number coupled to its gate and the Second transistor having the first bit of the Second binary number coupled to its gate;
